


100 →

[illegible]

**1800 or 1200 bps**

FIG. 2B




FIG. 3




FIG. 4




FIG 5

4/5

TI-32201





FIG. 6

$$\text{Address}[n:0] = \text{Counter}[(n+2):2]$$



PN Index or  
simple  
counter chain  
tied to  
reverse link  
frame timing.

FIG. 7

